In the future optoelectronic integrated circuits (OEICs) are destined to evolve into sophisticated functional circuitry upon which a multiplicity of applications will be based such as: optical communications, optical interconnects, optical computing, optical memory, laser printing and scanning, visual displays, pattern recognition and neural networks. This evolution of OEICs involves the integration of phototransmitters (semiconductor lasers and light-emitting diodes), photoreceivers (photodetectors and phototransistors), spatial-light modulators, transistors (bipolar and field-effect), diodes, resistors and capacitors, and micro-optic components (e.g. micro lenses). We describe our efforts to date and future directions which are concentrated on the integration of vertical-cavity surfaceemitting laser diodes (VCSELs) with transistors, photoreceivers and micro-optic components. VCSELs, which may be patterned in high densities (over a million in a square cm) and emit light perpendicular to the plane of the substrate, have an ideal light-emitting geometry for the above mentioned applications and for integration with microoptic components. We will describe our efforts to develop monolithic surfae-mitting Laser kogic devices which we refer to as CELLs consisting of a phototransistors, current controlled bipolar transistors and voltage-controlled field-effect transistors integrated with a VCSEL to form optically and electrically addressable photonic switching devices having high contrast. We also discuss the integration of micro-optics with VCSELs. Finally we describe combinations of OEIC components and subassemblies and their applications to several of the above mentioned photonic switching applications.
INTRODUCTION
Sophisticated OEICs are required to have an enabling device I/O functionality based upon optoelectronic input/output switching devices having electrical/optical inputs and outputs. The optimum I/O device switching characteristics can be achieved using combinations of monolithically integrated transistors, photoreceivers and phototransmitters. In this paper we focus primarily upon optical and electrical input devices monolithically integrated to optical output devices. In Fig. 1 we present a schematic of the electrical/optical-input optical-output photonic switching devices (i.e electrically and optically addressable phototransmitters). We confine ourselves to transmitters consisting of VCSELs, although light-emitting diodes, edge-emitting laser diodes could also be used but would have significantly different characteristics which in most cases would not satisfy the photonic switching applications to be discussed below. If the input is electrical, then two choices exist for an electrically sensitive driver: (1) voltage controlled (e.g. field-effect transistor), or (2) current controlled (e.g. bipolar transistor). If the input is optical, then the optically sensitive input component must have sufficient output current to drive the integrated output device. For this case we have choices such as: (1) a heterojunction phototransistor (HPT) with sufficient intrinsic gain to drive the VCSEL, or (2) a PIN photodiode plus a transistor amplifier integrated to a VCSEL. In this paper we restrict ourselves to the phototransistor and defer discussion of the photodetector/transistor input combination to future work.
Optically and electhcally addressable CELLs (0-CELLs and E-CELLs) are useful for several applications. For example, optical interconnects, digital optical computers, optical neural networks and optical switching fabrics are some of the applications that may rely on 0-CELLs. Hybrid electronic/optical computers based on a threedimensional optical interconnects, visual displays, optical memory, laser printing and scanning, multi-wavelength fiber optic communications (long haul and LAN) and optical memory are some of the applications that may rely on E-CELLs. In the following we describe specific examples of 0-CELLs, E-CELLs, their integration with microoptics and finally describe several potential applications. . Electrical/optical-input electrical/opücal-output switching devices, the "building blocks" upon which they are based and examples of I/O functions. The electrical output accounts for the possibility of e.g. a photodetector photocurrent output for the purposes of monitoring the optical power output and to be used for e.g. feedback control of the input power to the phototransmitter.
OPTICALLY-ADDRESSABLE SURFACE-EMITTING LASER LOGIC (0-CELL)

Cascadable Monolithic Device
The 0-CELL in its simplest configuration consists of a heterojunction phototransistor integrated with a VCSEL. 1-2 The 0-CELL performs cascadable optical-in/optical-out logic functions such as OR or AND by absorbing a small optical input signal in the }{PT, then amplifying the induced photocurrent to drive the laser above threshold. CELLs are optically addressed and require only two electrical contacts (a single positive voltage applied across the laser anode whereas the emitter of the JiPT is grounded). The functionality of CELLs can be tuned to produce, for example, a step-function response for digital optical computing, or a smooth differentiable sigmoidal response for neural networks. Discrete cascadable CELLs12 and non-cascadable, monolithically integrated CELLs3 have been demonstrated. CELLs are capable of functioning as logic gates with optical inputs to the gate being to the HPT and the optical output of the gate being from the VCSEL. Boolean logic operations (i.e. AND, OR, XOR) on optical beams have been demonstrated using discrete CELLs.2 CELLs are capable of operating at speeds in the range of 100's MHz, with optical-switching energy requirements from 1-10 pJ for the HPT inputs. In principle, improvements can achieve much higher speeds, perhaps many 10's of GHz with <100 £1 jlj energy per operation. In Fig. 2 . we show schematically a cascadable 0-CELL consisting of a VCSEL vertically integrated to an HPT. The VCSEL consists of an active quantum-well region sandwiched between distributed Bragg reflectors whereas the HPT consists of a wide-bandgap n-type doped emitter, narrow bandgap p-type doped base and narrow bandgap n-type doped collector region. The spectral response of the HPT is flat for wavelengths above the bandgap of the collector and base regions and below that for the emitter resulting in a wavelength insensitive device for more than a thousand angstroms. Consequently, 0-CELLs are unaffected by wavelength shifts due to temperature variations.
In Fig. 3 . we present the energy-band diagram of the 0-CELL showing the regions of optical absorption of the input and optical emission of the output, and the equivalent electrical circuit of the 0-CELL. The two resistors correspond to the series resistance arising from the p-type and n-type doped distributed Bragg reflectors. In Fig. 4 we present the light-output versus light input characteristic of a discrete 0-CELL. The VCSEL consists of a four quantum well GaAs/A1GaAs laser after the design described by Jewell et ai5 and Lee et The HPT consists of an n-AIi35Ga(65As emitter, a p-GaAs base and an n-GaAs collector regionJ The 0-CELL has its optical output wavelength at 850 nm, exhibits an overall gain of 20, a differential gain of over 200, a contrast ratio of 34 dB and has a flat spectral response from 700 nm to 870 nm thereby also demonstrating both wavelengthup and wavelength down conversion. In Fig. 5 we show the circuit configuration and the optical input and output signals from the CELL circuit for AND-and exclusive-OR (XOR)-gate operation.2 For the optical OR-and AND-gate operations, a single CELL is used to realize the Boolean functions. To operate as an AND-gate, the intensity of the optical inputs A and B into RIFT must be such that they can collectively, but not individually, produce enough current gain to switch on the VCSEL. In the OR-gate configuration each optical input is of sufficient power to produce enough current gain to saturate the VCSEL output power. Consequently the OR-gate can be achieved using the same engineered structure as the AND-gate simply by adjusting the power levels of the inputs (or the gain on the CELLs). By configuring two HPTs and two VCSELs as shown in Fig. 5(b) we have also demonstrated an optical XOR-gate. Optical inverters, NOR-and NAND-gates using combinations of VCSELs and phototransistors can also be realized. 22 Two-Dimensional Arrays The goal of the 0-CELL work is the demonstration of a two-terminal two-dimensional array of 0-CELLs. In Fig. 6 we illustrate the goal of this work: a cascadable 2D array of 0-CELLs capable of performing Boolean digital optical logic (for digital optical computing applications) or of functioning as an optical neuron array (for optical neural network applications). In Fig. 6 . we schematically illustrate an array based on operation at a wavelength in the transmission band of the GaAs substrate, e.g. > 930 nm. Operation at > 930 nm requires incorporation of InGaAs in the VCSEL active region and in the base and collector regions of the HPT. This presents no problem for the VCSEL where diode operation is routinely achieved.4 However, demonstration of high-gain HPTs at longer wavelengths has proven to be more difficult due to the required amount of lattice mismatched InGaAs material. Recently, this problem was solved by placing an InGaAs/GaAs/AlGaAs HPT in an asymmetric Fabry-Perot resonator and using resonant periodic absorption to achieve near-infrared high-gain operation of strained layer InGaAs HPTs)
Whereas 0-CELLS are useful for optical-input/optical-output applications, a complimentary device is the electrical-inpuVoptical-output device which we call the E-CELL after electrically addressable CELL. In the next section we describe the operation of two classes ofE-CELLs: (1) current controlled, and (2) voltage controlled.
ELECTRICALLY-ADDRESSABLE SURFACE-EMITTING LASER LOGIC (E-CELL)
Current Controlled E-CELL: Monolithically Integrated Heterojunction Bipolar Transistor/VCSEL
In this section we describe a current controlled transistor compatible with VCSEL technology. Here we describe the integration of a heterojunction bipolar transistor (HBT) with a VCSEL. The HBTIVCSEL is an integrated transistor-driver/laser with electrical input and optical output. A low-current signal (10's of p.tAs) injected into the base of the HBT is amplified by the transistor to several mAs to drive the VCSEL above threshold. The primary attribute of the HBT/VCSEL combination is the low-current level which is compatible with GaAs electronic integrated circuits and its ability, if warranted, to have internal optical feedback from the laser latch the device. The close proximity of the transistor driver to the VCSEL minimizes the distance over which high-power signals are transported. We choose the higher gain n-p-n HBT for these devices which forces in turn the HBT to be grown next to the n-mirror of the VCSEL. HBT/VCSEL combinations can be fabricated in HBT-up, HBT-down, vertically-stacked and side-by-side geometrical configurations. Fig. 7 shows the HBT/VCSEL structure with the HBT-down and vertically stacked, i.e. between the VCSEL and the substrate. This configuration allows top-surface-emitting laser operation. This top-emitting geometry is suited for all wavelengths, e.g. 850 nm or visible, and is most broadly applicable. A bottom-emitting VCSEL must either operate at wavelengths in the transparency region of the substrate, > 930 nm, or have the substrate removed. The HBT-up configuration is the appropriate configuration for this case. The bottom-emitting laser orientation is well-suited for flip-chip bonding to an electronic driving circuit. Flip-chip bonding to silicon electronic circuits circumvents the presently unsurmountable problems of heteroepitaxy grown on silicon or development of large scale optoelectronic integrated circuits. If optical latching is not desired in the HBT/VCSEL device then both the HBT-up or HBT-down configurations must incorporate methods to eliminate optical feedback. For example, this can be done by including a blocking layer (absorbing) between the VCSEL and the HBT or by using a side-by-side geometry wherein the laser light does not intersect the HBT. The HBT is well suited as an integrated driver for VCSELs and these efforts represent initial steps toward the eventual integration of all the circuitry (e.g. drivers, shift registers, logic) required to drive an array of lasers. The low input current requirements for the HBTIVCSEL make it a highly attractive device for optical interconnections between electronic chips.
In Fig. 8 we show the extrapolated VCSEL light-output versus HBT current input characteristic obtained from discrete VCSEL L-I and HBT collector-emitter transistor characteristics. The figure illustrates the potential for large fanout and large OEIC interconnect densities. Fig. 8 reveals an extrapolated 15 iA OEIC transmitter device threshold which is compatible with on-state electronic outputs from GaAs logic. Note that at 40 jiA base drive current the optical output of the VCSEL is 1 mW. Assuming an interconnect efficiency (optical coupling efficiency) of 0.5 (3 dB loss) for a HBTIVCSEL transmitter and a HPT receiver, a HPT responsivity of > 100 NW, and an input current of 100 .tA required for switching GaAs logic at an operating speed of 500 MHz, we extrapolate a potentially huge fanout of over 500.
From a comparison between optical and electrical interconnects based on power and speed considerations and on the state-of-the-art at that time (i.e. 1988 where edge-emitting semiconductor lasers and spatial-light modulators were available but VCSELs were not), it was concluded that in long haul applications optical interconnects based on edge-emitters integrated with p-i-n photodiodes had a small advantage over all-electronic interconnects.8 However the recent demonstration of low-current threshold VCSEL diodes introduces a new, more powerful optoelectronic device for comparison. In the future OEIC interconnects based on VCSELs and HBTs will have the potential for overwhelming advantages over electronic interconnects in both short-and long-haul applications. One of the most straightforward illustrations of the overwhelming advantages of VCSEL based OEIC interconnect devices over presently demonstrated edge-emitting laser and LED based interconnect schemes is plotted in Fig. 8 . In Fig. 8 we make the comparison between LED/PIN, edge-emitter/PIN and VCSEL/HPT interconnect devices by plotting the receiver current versus electrical power dissipated by the transmitter. The wall plug efficiencies of the LEDs, VCSELs, and edge-emitting lasers are typically, 0.01 , 0.04, and 0.5, respectively. In the future we expect the efficiencies of the VCSELs to increase to 0.3 and this is reflected in the thshed VCSEL(future)IHPT plot (reduction of the series resistance in VCSEL structures promises to produce substantially higher efficiencies). The interconnect efficiency (optical coupling efficiency) of LEDs, edge-emitting lasers and VCSELs are typically, 0.05, 0. 1 and 0.5, respectively. The low interconnect efficiency of the LEDs is a property of incoherent imaging, while the low efficiency for edge-emitting lasers is a result of elliptical beam emission, etc. VCSELs have the optimum spatial beam profiles for optical imaging into fibers compared to all known semiconductor light-emitting devices.
In addition to current controlled transistor power amplifiers, we also require for many applications voltagecontrolled power transistors. In the next section we describe the integration of field-effect transistors (FETs) with VCSELs that are compatible with the present dominant GaAs digital electronic logic technology.
Voltage-Controlled E-CELL: Monolithically Integrated Field-Effect Transistor/VCSEL
The FET/VCSEL is an integrated driver/laser which is complementary to the HBT/VCSEL. Whereas the HBT/VCSEL is designed for current amplification, vertical integration, and utilizes current control, the FET/VCSEL is easier to process, will integrate quite readily to more complex electronic FET-based circuitry, and utilizes voltage control. Thus the FET/VCSEL is an excellent candidate for the light-emitting component of large-scale optoelectronic integrated circuits. The only sensible integration geometry is side-by-side as shown in Fig. 10 . Sophisticated circuits can be formed by fabricating other FETs using the same epitaxial layers and the same processing steps as the driver-FET. All processing is at fairly shallow depths. The implants shown illustrate how the deeper implant would isolate the VCSEL cavity, and the shallower implant would isolate the source current from conducting through the p-doped layer while allowing the source to contact the VCSEL. We completely avoid implanting through the FET using the side-by-side geometry. Furthermore, by using metal/semiconductor technology (MESFET) for the n-channel gate contact, we avoid high-temperature dopant activation cycles as required for junction PETs, and thus side-step process and epitaxial growth incompatibilities. In practice, we incorporate a standard recessed gate. Fig. 10 also illustrates the integration of an n-doped channel into the VCSEL mirror design. We only consider n-channel FETs since they produce an order of magnitude more current per mfflimeter of gate width as compared to p-channel. Furthermore since VETs consume and dissipate a small amount of power compared to VCSELs, the higher-power consuming depletion mode (normally-on) PETs are preferred to enhancement mode FETs because they produce more current and are much less complicated to fabricate. (e.g. they do not involve the more complicated enhancement-mode FET heterojunction insulating gate technology).
The gates of the proposed VETs are connected to signals from the rest of the circuitry. The drain of each PET is connected to a common positive voltage. Therefore the drains of several FET/VCSELs device combinations on the same chip have a common contact. In the configuration shown in Fig. 10 , the negative contact can be a ground through the n-doped substrate. Geometrical constraints placed on the design of VETs are the gate width and length. The gate length (typically 1-rim long) controls the speed of the device, whereas the gate width (a few-microns to a few-mm wide) determines the maximum FET current. We must design the geometry of the FETs to produce current levels sufficient to drive VCSELs (1O mA). A typical value for the maximum current conducted through an n-channel depletion-mode recessed-gate VET is 200 mA per millimeter of gate width. Consequently, we are immediately constrained geometrically to a 50 to 1OO-.tm-wide gate. To achieve the 50-100 .tm wide gate, we use a circular geometry instead of a linear geometry.
Before OEICs are capable of performing truly sophisticated functions they must be integrated to micro-optic components such as lenses. In the next section we describe the integration of lenslets to phototransmitters such as VCSELs, 0-CELLs and E-CELLs.
INTEGRATION OF MICRO-OPTICS AND PHOTOTRANSMITTERS
In the future micro-optics must be developed and integrated to OEICs to enhance the utility and practicality of the applications discussed above and many others we have not discussed. Since we are developing an OEIC technology dependent on optical imaging it is necessary for us to integrate the two. As stated previously, the VCSEL geometry is ideally suited for optoelectronic and micro-optic integration and for fabrication of large arrays in arbitrary patterns because of its surface-normal geometry (laser-light emission out-of-the-wafer plane). In Fig. 1 1 we show a simple example of a linear array of VCSELs having monolithically integrated microlenses. Although this particular configuration is an example, it has atthbutes well-suited to many applications. For instance, it applies to both projection displays and laser printers. Wirebond pads are remote from the lasers and can be arbitrarily shaped (i.e. fanned out or in to match the pad spacing of the driver chip). In contrast to edge-emitters, the VCSELs have circular apertures and emit low-divergence, circularly-symmetric beams, eliminating the need for astigmatic correction and high-numerical-aperture lenses. VCSELs consequently have a clear advantage for micro-optic integration compared to the difficulties associated with integrating lenses to edge-emitting laser diodes.9 Since for VCSELs the beams emit perpendicular to the plane of the substrate, it is straightforward to integrate a lenslet array with VCSELs as shown in the side view of Fig. 11 .
Micro-optics is a broad and rapidly growing field which includes waveguide optics and the formation of submillimeter diameter lenslets. As shown in Fig. 1 1 , the lenslets may be refractive, diffractive or gradient index (GRIN). However, to date refractive micro-optic lenslets have the best overall performance potential, light efficiency, figure control, surface scatter, wavelength sensitivity, means of replication, and fabrication cost. Future micro-optic developments will consist of the fabrication of lenslets having the desired specification for integration with VCSELtransmitters and receivers.
Wafer-level micro-optic integration amounts to integrated packaging of the OEIC and considerations of the classical optics sub-system. It combines semiconductor electronics, optoelectronics and classical optics into a mass production cycle, and promises to drive down the cost of large-scale optoelectronic circuits. As a simple example, refined that the cost of this laser is small compared to that of the high-power focusing lens, correction optics for the laser astigmatism, and the alignment of these elements. A VCSEL needs no astigmatic correction and the low-power lenslets can be integrated using manufacturing techniques similar to those used with semiconductors.
Large-scale OEICs consisting of integrated electronics, optoelecironics and micro-optics is a globally enabling technology that will allow for the realization of several applications. In the next section we describe some but not nearly all of these applications. The availability of compact, low-power consumption, wide bandwidth optical interconnects that can be driven by small "internal-node" sized transistors, forces a rethinking of the parameters of comparison of Si and GaAs integrated circuit technology. Currently, the primary advantage of the dominant Si integrated circuit (CMOS) technology over the dominant GaAs integrated circuit technology (enhancement-mode drain-coupled FET logic -DCFL) is integration density. A typical enhancement-mode GaAs gate dissipates a large fraction of 1 mW per gate, while dense CMOS, if it could operate at the same clock rate would typically dissipate an order of magnitude lower power. A slightly higher speed GaAs technology, employing depletion-mode FETs using source-coupled logic is roughly an order of magnitude more power hungry -on the order of 10 mW per gate. Microprocessors with millions of transistors can be implemented in Si, whereas GaAs is limited to roughly an order of magnitude less density because of excessive heating and power consumption. For this reason, until complementary GaAs circuit approaches are optimized, GaAs chip density increase appears to be stalled due to the power dissipation inherent in the conventional GaAs circuit design approach. However, the advent of optical interconnects changes the foundation upon which this argument is based. Optoelectronic interconnects promise to allow interchip communication without the usual electronic drive current penalty associated with driving the high I/O capacitance (impedance mismatch). This is achieved by side stepping the electrical impedance mismatch problem using quantum electrical to optical conversion (referred to by some as quantum impedance matching). Optoelectronic interconnects also promise to avoid bottlenecking due to serial signal transmission on coplanar strip-line buses. Consequently a major driving force for very large scale integration is eliminated. In fact, it may be preferable to use several smaller integrated circuits and replace long-distance on-chip interconnects with optoelectromc interconnects. The absence of electrical crosstalk with optoelectronic interconnects is another clear advantage.
Using optoelectronic interconnects based on 0-CELLs and E-CELLs, we envision a three-dimensional hybrid electrical/optical computer processor. Such a system would be based on optoelectronic interconnects comprised of electronic integrated circuits, VCSELs, FETs, I{BTs and HPTs. The functional parts of a computer system are the arithmetic, memory, control and I/O units. In this system these would be packaged using a multilayer multichip modules containing several integrated, monolithic, vertical, and bidirectional optical data/control bus communications components. In Fig. 13 we present a simple illustration of a 3D optoelectronic interconnect architecture showing the presence of the transmitters, receivers and densely integrated GaAs digital electronic logic. The architecture is realized with the OEIC interconnects running only along the perimeter of each level of the stack.
In Fig. 14 we present a close-up view of the proposed circuitry required to implement the 3D processor: photoreceiver (HPT), dense electronic logic (GaAs FET electronic integrated circuits), electrical(and/or optical)-input/ optical-output device (HBT/VCSEL, or HPT/VCSEL with base contact), and micro-optics (refractive lenslets). Fig. 14 illustrates the level of integration of optoelectronic, electronic and micro-optic components that would be incorporated into such a 3-dimensional optoelectronic processor. Figure 13 . The ultra high-speed 3-D hybrid optoelectronic parallel processor based on digital electronic logic and surface-normal OEIC interconnects.
In addition, to a hybrid electronic/optoelectronic computer that utilize 0-CELLS and E-CELLs, all optical processors for digital optical computing and neural optical networks based on 0-CELLs may also be realized. For example, a digital optical computing architecture has been proposed to demonstrate binary arithmetic using optical symbolic substitution and 0-CELLs.16 Also the speed of optical neural networks presently based on spatial-light modulators and very-low speed input light sources'7 could be dramatically increased by incorporation of E-CELLs and 0-CELLs.
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